In this paper an optoelectronic system for fast grey-level image decomposition into binary slices is presented. To perform thresholding we take advantage of the differential nature of optical thyristors and compare the light level of the image pixels with that of a reference intensity. For the input a grey-level image was generated using a liquid crystal spatial light modulator (SLM) and, for the reference intensity, a vertical-cavity surface-emitting laser light source combined with a diffractive fan-out element was used. A decomposition frame rate of 1.0 kHz has been obtained for images with five grey levels.
Introduction
The potential use of massively parallel free-space photonic systems to perform information processing tasks has been a subject of investigation for several years. It is generally envisaged that large arrays of simple optoelectronic processing elements or of smart pixels would be used to implement single-instruction multiple-data-based algorithms such as mathematical morphology [1] . Mathematical morphology and rank-order filtering are nonlinear point operations performed in image space, usually involving an optical convolution between a kernel, i.e. the structuring element, and the image to be processed. Whether the functions applied during this processing step are digital or grey scale the convolution always results in a grey-scale image. Hence, before the next processing operation can be executed, the output images have to be discretized in intensity by a fast parallel thresholder. Moreover, a fast optoelectronic thresholder can be used in several other image processing systems whenever fast adaptive thresholding is required (such as for correlation peak recognition in correlators) or whenever a grey-scale image has to be decomposed into a set of binary slices such as in the case of mathematical morphology.
Hereford and Rhodes indicated the need for a highcontrast imaging device able to perform thresholding and hard-limiting at high speed [2] . Since then, to our knowledge, only three thresholders based on liquid crystal spatial light modulators (SLMs) have been reported [3] [4] [5] . Their speeds were limited to a few hertz due to the use of nematic SLMs as a processing element.
In this paper, an optoelectronic system for fast greylevel image decomposition into binary slices is presented. A grey-scale image is input by an SLM and every pixel is imaged onto one half of each optical thyristor differential pair in an array. Simultaneously, a variable-intensity reference signal, generated with a vertical-cavity surface-emitting laser (VCSEL) in combination with a Damman grating, is applied to the second half of each thyristor differential pair in the array. Due to the parallel nature of the system, thresholding can be performed at high speeds (in principle above 50 MHz [6] ). We have obtained 1.0 kHz for the decomposition of images with five grey levels. The main difference with the previously reported thresholders is that, instead of SLMs, we used an array of optoelectronic transceivers as the processing element. The proposed thresholding system can be used in a wide range of optical binary systems to permit grey-level image processing.
The thresholding functionality
The thresholder that we propose and demonstrate in this paper decomposes a grey-level image into a series of binary slices according to the following rule: if the threshold is executed on the nth level then the value of all of the pixels p ij , which have a grey-level value smaller than n will be replaced by 0, otherwise their value will be replaced by 1. The threshold decomposition accomplishes the following mathematical rule:
where i, j represent the pixel coordinates (1 < i < L, 1 < j < M), n is the grey-level value, N is the number of grey levels, t (n) is the value of the threshold signal on the nth grey level and L, M denote the image size in pixels in the X and Y directions, respectively.
Overview of the system

Characteristics of optical thyristors
The thresholding element in this proof-of-principle demonstrator is an array of differential pairs of optical thyristors. Optical thyristors are bistable optoelectronic transceiver elements, which are usually implemented as PnpN double heterostructures in GaAs [6] . In the off state they have a high impedance and work as detectors. When the voltage across them is raised above a break-over level (V BR = 5 V) they switch on and emit light. The break-over voltage can also be reduced under the influence of external illumination, making them optically sensitive. The sensitivity of these devices is greatly enhanced when they are placed in a differential pair configuration. Here, the two elements will compete for photo-induced carriers as soon as the voltage across them is ramped above V BR . The thyristor which has received more optical energy will win this competition and will switch on, while its neighbour remains in the off-state. The differential pair therefore works as an optical comparator. Very low energy differences are sufficient to induce this asymmetry and switching energies of 15 aJ µm −2 of device area have been obtained [7] . After switching, these devices are reset via the application of a −5 V reset voltage which completely depletes them of charge carriers in less than 5 ns. Figure 1 shows an 8 × 8 array of optical thyristor differential pairs of the type used here. The pitch of the pairs is 95 × 100 µm 2 , the centre separation of two elements in a pair is 45 µm and the size of each thyristor window is 30 × 30 µm 2 .
The demonstrator system
As shown in figure 2 our demonstrator system consists of a signal and a control module. The signal module inputs a grey-level image on the optical thyristor processing array by means of an SLM and a telecentric optical system. The SLM we have used is a nematic liquid crystal 0.75 in active matrix SLM (Kopin Corporation) with 640 × 480 pixels, a pixel size of 24×24 µm 2 and a frame rate of 20 Hz. The optical imaging system consists of four gradient refractive index lenses, each with a length of 31.9 mm, a diameter of 5 mm and a pitch of 0.20, permitting a 4.5 mm working distance between the device arrays and the lenses [7] . The field of view of the optical system is 2.5 × 2.5 mm 2 , although the dimensions of the thyristor array are only 800 × 760 µm 2 , and so this field size allows one to process larger images. Two 50/50 cube beamsplitters placed in the centre of the optical system allow the input of data to the device planes and the output of data to a CCD camera. The total length of the optical system is about 10 cm. To obtain a high-intensity input signal from the SLM a halogen backlight was used. Since the pitch of the SLM pixels does not match that of the thyristors, every fourth SLM pixel was used to address the corresponding left-hand side of the thyristor differential pairs. Based on the 16 grey-scale colours of our VGA graphic driver we defined five grey-scale thresholds. The thresholding was performed on a 3 × 3 pixel image, using a 3 × 3 differential pair array T1 and an input image consisting of 3 × 3 groups of SLM pixels.
The control block consists of a current-controlled VCSEL that addresses a Fourier plane diffractive Damman grating positioned between GRIN lenses L1 and L3. As such it realizes a 1 to 9 intensity-controllable beam generator between the VCSEL and the right-hand side thyristors of the processing plane T1. All the beams have uniform intensities. The values of these optical control signals are proportional to the grey-level threshold values. Changing the drive current of the VCSEL controls the intensity of the control signal and therefore the thresholding level. Figure 3 displays the experimental system.
Experimental results
After simultaneously delivering the input and the control signal to the thyristor array T1 in detection mode, we force the thyristors to make a decision by applying a positive voltage.
A competition between the left-and right-hand side thyristor of every differential pair will then take place. If the lefthand side thyristor (image pixel) receives a larger amount of energy than the right one (control beam), the left one will win the competition and emit light. This means that the value of the image pixel was higher than the threshold (p ij > t (n)) and the output value of the pixel is a logic 1 in the dual-rail notation. When the left-hand side thyristor gets a lower amount of energy (image pixel) than the right-hand side (control beam) (p ij < t (n)), the latter will emit light and the output value of the pixel will be a logic 0 in the dual-rail notation.
The dual-rail notation can be changed easily into a traditional notation by masking all the right-hand side thyristors at the output. Nevertheless, it can be very useful to have a dual representation of the image at the input for some optical processing systems, e.g. for neural network systems [8] . Applying a constant grey-level image with the SLM and using the reset-detect-switch sequence of the thyristor array as a clock signal we obtained image decomposition rates of 1.0 kHz and full five-grey-level image decomposition at 250 Hz. Figure 4 shows an example of such a decomposition of an image consisting of 3 × 3 pixels and five grey levels into its binary slices. The thresholding system has been tested on several different input patterns and it worked properly in every case.
The speed which we have obtained was limited due to the brightness of the halogen backlight. However, differential pairs of thyristors have already been operated at frequencies of 50 MHz and higher [6, 9] and, in principle, our thresholder could also work at such frame rates using a more powerful and efficient LCD illumination system. Using such a source will also reduce the impact of the small nonuniformities in thyristor switching energies over the array, and can lead to an increase in the number of grey levels. The number of grey levels can be further increased by using a more uniform fan-out diffractive optical element in the control module. Our simulations indicate that for 1.5 µW of optical power delivered by an image pixel, for a fan-out non-uniformity of 1%, a switching energy of 20 fJ and a 1 MHz frame rate up to 128 grey levels can be obtained [11] .
Finally, using a much larger and denser thyristor array and a grating with a matched fan-out we can increase the size of the processed image considerably, e.g. the GRIN-based optical system could image an array of approximately 3000 differential pairs of thyristors with dimensions of 20×30 µm 2 [10] .
The factor which limits the speed of this demonstrator system is the use of a LC-SLM as the image input device rather then the processing thyristor arrays. For applications in which large numbers of images have to be processed, the LC-SLM could be replaced by a fast parallel image input device such as a 2D MQW modulator.
Conclusions
We have designed and built a proof-of-principle demonstrator for thresholding grey-level images. We achieved frame rates of 1.0 kHz for a five-grey-level decomposition of 3 × 3 pixel images which, in comparison to other reported thresholders, can be considered a fast one [3, 4] . The proposed thresholding system can be used in a wide range of optical binary systems to expand their image processing functionalities to grey-level images. Finally, the implementation of this system is not restricted to optical thyristors but can be implemented with any kind of smart differential detector.
